debug: Add fence and fence.i to ensure Debug RAM is ready.
[riscv-isa-sim.git] / softfloat / s_shortShiftRightM.c
2016-03-02 Andrew WatermanUpgrade to latest SoftFloat