[sim,xcc] Changed instruction format to RISC-V