shakti/m_class/wishbone.mdwn

   1 # Wishbone Bridge
   2
   3 See also [[AXI]] Bus
   4
   5 * <http://bugs.libre-riscv.org/show_bug.cgi?id=11>
   6 * <https://github.com/alexforencich/verilog-wishbone>
   7 * <https://github.com/qermit/WishboneAXI>
   8 * <https://github.com/bluecmd/wb-axi>
   9 * <https://github.com/m-labs/nmigen-soc>
  10 * <https://opencores.org/projects/wrimm>
  11