add ddr3 ohwr link

[libreriscv.git] / shakti / m_class / DDR.mdwn

diff --git a/shakti/m_class/DDR.mdwn b/shakti/m_class/DDR.mdwn
index 8bae234cc3bff39075673eb10ca6cdbbb57074e6..8607cddf11f0222e6a7dbf4e628f1e8e51691c27 100644 (file)
--- a/shakti/m_class/DDR.mdwn
+++ b/shakti/m_class/DDR.mdwn
@@ -1,3 +1,4 @@
 # DDR (DRAM) Controller and PHY
 
 * <https://github.com/enjoy-digital/litedram> - controller inc. DDR3 / LPDDR3
+* <https://www.ohwr.org/projects/ddr3-sp6-core/wiki/wiki> - CERN DDR3 ctrl