(no commit message)
authorlkcl <lkcl@web>
Thu, 18 Aug 2022 09:00:21 +0000 (10:00 +0100)
committerIkiWiki <ikiwiki.info>
Thu, 18 Aug 2022 09:00:21 +0000 (10:00 +0100)
shakti/m_class/DDR.mdwn

index 84fd205f6c86d9e36bcf6f7d91d039d20a2fe840..d1d21080626f22bfde469387461be8a9eed9075b 100644 (file)
@@ -4,4 +4,6 @@
 * <https://www.ohwr.org/projects/ddr3-sp6-core/wiki/wiki> - CERN DDR3 ctrl
 * <https://www.linkedin.com/in/michael-taylor-32212816/> working on DDR3 IO Cells
 * <https://github.com/waviousllc/wav-lpddr-hw>
+* <https://github.com/ZiyangYE/General-Slow-DDR3-Interface>
+* <https://github.com/ultraembedded/core_ddr3_controller>