[riscv-isa-sim.git] / hwacha / insns / vflsegd.h

VEC_SEG_LOAD(FPR, load_int64, 8);