[riscv-isa-sim.git] / hwacha / insns / vflsegstd.h

VEC_SEG_ST_LOAD(FPR, load_int64, XS2, 8);