[riscv-isa-sim.git] / hwacha / insns / vflsegstw.h

VEC_SEG_ST_LOAD(FPR, load_int32, XS2, 4);