[riscv-isa-sim.git] / hwacha / insns / vflsegw.h

VEC_SEG_LOAD(FPR, load_int32, 4);