[riscv-isa-sim.git] / hwacha / insns / vfssegstd.h

VEC_SEG_ST_STORE(FPR, store_uint64, XS2, 8);