[riscv-isa-sim.git] / hwacha / insns / vfssegstw.h

VEC_SEG_ST_STORE(FPR, store_uint32, XS2, 4);