[riscv-isa-sim.git] / hwacha / insns / vlsegstb.h

VEC_SEG_ST_LOAD(XPR, load_int8, XS2, 1);