[riscv-isa-sim.git] / hwacha / insns / vlsegstbu.h

VEC_SEG_ST_LOAD(XPR, load_uint8, XS2, 1);