[riscv-isa-sim.git] / hwacha / insns / vlsegsthu.h

VEC_SEG_ST_LOAD(XPR, load_uint16, XS2, 2);