[riscv-isa-sim.git] / hwacha / insns / vlsegstwu.h

VEC_SEG_ST_LOAD(XPR, load_uint32, XS2, 4);