[riscv-isa-sim.git] / hwacha / insns / vlsegw.h

VEC_SEG_LOAD(XPR, load_int32, 4);