3995194a741f0f0229f481f018b92ed3670a5652
[riscv-isa-sim.git] / hwacha / insns / vmsv.h
1 for (uint32_t i=0; i<VL; i++)
2 UT_WRITE_RD(i, XS1);