[riscv-isa-sim.git] / hwacha / insns / vssegstw.h

VEC_SEG_ST_STORE(XPR, store_uint32, XS2, 4);