[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_d_h.h

require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(f32_to_f64(HFRS1));
set_fp_exceptions;