[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_h_d.h

require_fp;
softfloat_roundingMode = RM;
WRITE_HFRD(f64_to_f32(FRS1));
set_fp_exceptions;