[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_wu_h.h

require_fp;
softfloat_roundingMode = RM;
WRITE_RD(sext32(f32_to_ui32(HFRS1, RM, true)));
set_fp_exceptions;