[riscv-isa-sim.git] / hwacha / insns_ut / ut_feq_h.h

require_fp;
WRITE_RD(f32_eq(HFRS1, HFRS2));
set_fp_exceptions;