[riscv-isa-sim.git] / hwacha / insns_ut / ut_fmadd_h.h

require_fp;
softfloat_roundingMode = RM;
WRITE_HFRD(f32_mulAdd(HFRS1, HFRS2, HFRS3));
set_fp_exceptions;