[riscv-isa-sim.git] / hwacha / insns_ut / ut_fmovn.h

if (RS1 & 0x1) WRITE_FRD(FRS2);