[riscv-isa-sim.git] / hwacha / insns_ut / ut_fmv_x_h.h

require_fp;
WRITE_RD(sext16(FRS1));