[riscv-isa-sim.git] / hwacha / insns_ut / ut_fsh.h

require_fp;
MMU.store_uint16(RS1 + insn.s_imm(), FRS2);