[riscv-isa-sim.git] / hwacha / insns_ut / ut_movn.h

if (RS1 & 0x1) WRITE_RD(RS2);