[riscv-isa-sim.git] / hwacha / insns_ut / ut_movz.h

if (~RS1 & 0x1) WRITE_RD(RS2);