34d49ff31b932d4f48904e08336e2745ea8560e5
[riscv-isa-sim.git] / riscv / insns / add.h
1 RD = sext_xprlen(RS1 + RS2);