projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
23ae2788407d8721196b69b284e845a62f04ef0d
[riscv-isa-sim.git]
/
riscv
/
insns
/
addiw.h
1
require_xpr64
;
2
RD
=
sext32
(
SIMM
+
RS1
);