[riscv-isa-sim.git] / riscv / insns / amoadd_d.h

require_xpr64;
reg_t v = mmu.load_uint64(RS1);
mmu.store_uint64(RS1, RS2 + v);
RD = v;