[riscv-isa-sim.git] / riscv / insns / amominu_d.h

require_rv64;
reg_t v = MMU.load_uint64(RS1);
MMU.store_uint64(RS1, std::min(RS2,v));
WRITE_RD(v);