[riscv-isa-sim.git] / riscv / insns / c_add.h

require_rvc;
WRITE_RD(sext_xlen(RVC_RS1 + RVC_RS2));