fabf6ddfadb6b1ff2dc4ba367da00a77747d5214
[riscv-isa-sim.git] / riscv / insns / c_add3.h
1 require_extension('C');
2 WRITE_RVC_RDS(sext_xlen(RVC_RS1S + RVC_RS2S));