[riscv-isa-sim.git] / riscv / insns / c_addi.h

require_rvc;
WRITE_RD(sext_xlen(RVC_RS2 + insn.rvc_imm()));