[riscv-isa-sim.git] / riscv / insns / c_addiw.h

require_rvc;
require_rv64;
WRITE_RD(sext32(RVC_RS2 + insn.rvc_imm()));