[riscv-isa-sim.git] / riscv / insns / c_addw.h

require_rvc;
require_rv64;
WRITE_RD(sext32(RVC_RS1 + RVC_RS2));