[riscv-isa-sim.git] / riscv / insns / c_and3.h

require_extension('C');
WRITE_RVC_RDS(RVC_RS1S & RVC_RS2S);