b506d6a4155577b9ad1c2a5efbd5f2c3f50438f1
[riscv-isa-sim.git] / riscv / insns / c_and3.h
1 require_rvc;
2 CRDS = CRS1S & CRS2BS;