[riscv-isa-sim.git] / riscv / insns / c_lbu.h

require_extension('C');
WRITE_RVC_RS2S(MMU.load_uint8(RVC_RS1S + insn.rvc_lb_imm()));