f51a966fb494fd59c863a4b9b8830637e9f03c36
[riscv-isa-sim.git] / riscv / insns / c_ld0.h
1 require_rvc;
2 require_xpr64;
3 CRD = mmu.load_int64(CRS1);