[riscv-isa-sim.git] / riscv / insns / c_lui.h

require_rvc;
WRITE_RD(insn.rvc_imm() << 12);