4796ab86ac84d035c39cd4f8e7ec450cfb0d7655
[riscv-isa-sim.git] / riscv / insns / c_lw.h
1 require_rvc;
2 CRDS = mmu.load_int32(CRS1S+CIMM5*4);