[riscv-isa-sim.git] / riscv / insns / c_mv.h

require_rvc;
WRITE_RD(RVC_RS1);