[riscv-isa-sim.git] / riscv / insns / c_mv.h

require_extension('C');
WRITE_RD(RVC_RS1);