859622363315454ed017526e3f6ef07011822550
[riscv-isa-sim.git] / riscv / insns / c_or3.h
1 require_extension('C');
2 WRITE_RVC_RDS(RVC_RS1S | RVC_RS2S);