[riscv-isa-sim.git] / riscv / insns / c_sd.h

require_rvc;
require_rv64;
MMU.store_uint64(RVC_RS1S + insn.rvc_ld_imm(), RVC_RS2S);