[riscv-isa-sim.git] / riscv / insns / c_sub.h

require_extension('C');
require(insn.rvc_rd() != 0 && insn.rvc_rs2() != 0);
WRITE_RD(sext_xlen(RVC_RS1 - RVC_RS2));