50ed2c9f81f8a0eb772b784a1e14d6e6cc161625
[riscv-isa-sim.git] / riscv / insns / c_sub3.h
1 require_extension('C');
2 WRITE_RVC_RDS(sext_xlen(RVC_RS1S - RVC_RS2S));