[riscv-isa-sim.git] / riscv / insns / c_sw.h

require_rvc;
MMU.store_uint32(RVC_RS1S + insn.rvc_lw_imm(), RVC_RS2S);